Self timed Null Convention Logic Approaches

Nowadays the design of low power compact designs grabs higher attention. Hence Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches differential path delays can be eliminated and hence glitch power can be nullified.